

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application Transmittal



ioner of Patents and Trademarks Washington, D.C. 20231

\sim	•	

Х

Sir:					
Transmitted herewith for	filing is the F	atent Application	of:		
Inventor: A. D. Walke	er				
For: A Communica	tion Network Ha	ving Adjustable Re	esponse Timeouts		
Enclosed are:					
5sheets	of drawings.				
An assignment of New York 10504.	the invention to	o International Bu	sines Machines Cor	poration, Armon	
A certified copy	of a	appl	ication.		
An associate power	r of attorney.				
PTO-1449 & refer	ences				
The filing fee has been	calculated as sh	nown below:			
	(Col. 1)	(Col. 2)	Other Than St	nall Entity	
For:	No. Filed	No. Extra	Rate	Fee	
Basic Fee				\$ 770.00	
Total Claims 19	-20 =		x \$22.00=	\$.00	
Indep. Claims 3	- 3 =		x \$80.00=	\$.00	
Multiple Depende	nt Claim Present	ced	\$260.00	\$.00	
			Subtotal	\$ 770.00	
Surcharge-Late Filing I	ee or Oath or D	eclaration	\$130.00	.00	
			TOTAL	\$ 770.00	
Deposit Account Authoriz	ation				
	Please charge Deposit Account No.09-0464 in the amount of \$_770.00 A duplicate copy of this sheet is enclosed.				
associated with t	The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No09-0464 A duplicate copy of this sheet is enclosed.				
X Any addition	nal filing fees	required under 37	7 C.F.R. §1.16.		

Any patent application processing fees under 37 C.F.R. §1.17.

Date:	June 27, 1997
7	EXPRESS MAIL CERTIFICATE
	Express Mail Label Number: EH605866093US Date:06/27/97
	I hereby certify that I am depositing the enclosed or attached paper with the U.S. Postal Service "Express Mail Post Office to Addressee" service on the above date, addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231. Marguetic A. Chapman

Respectfully submitted,
By
Attorney of Record
Registration No35,137

From: John D. Flynn - 972/B656 IBM Corporation Intellectual Property Law PO Box 12195 Res. Tri. Park, NC 27709

Telephone: 919-543-4710 Fax: 919-543-3634

71164 U.S. PTO 08/883710 06/27/97

RA9-97-020 PATENT

A COMMUNICATION NETWORK HAVING ADJUSTABLE RESPONSE TIMEOUTS AND METHOD THEREFORE

TECHNICAL FIELD

The present invention relates in general to a communication network, and more particularly, to response timeouts within a communication network.

BACKGROUND INFORMATION

Communication networks allow people and computers to transfer information to one another over great distances and at a timely speed. When this information is transferred across the communication network, the signals are transmitted in compliance with a network protocol established between a sending and a receiving data processing system. Many such network protocols use sequencing to facilitate the transfer of multiple data packets from one data processing system to a second data processing system, where the second data processing system does not provide an acknowledgement back to the first data

10

15

20

RA9-97-020 PATENT

processing system. In such protocols, the sending data processing system tags each data packet with a sequence number. Receipt of the data packets is effective acknowledged by the receiving data processing system by identifying a sequence number which was last received. When a data packet is lost on the network, the acknowledgement for the lost frames and subsequent frames is not forthcoming from the receiving party.

When a data packet is lost on a network, it is often necessary for a transferring data processing system to resend the data packet. To determine a point at which the data should be resent, many data processing systems use a static default timer. When a static default timer is implemented in a data processing system, a predetermined period of time is set to provide a time period by which an acknowledgment of receipt of data values should be determined. While such systems are adequate, it is desirable for the timer to be more closely tied with an actual network response time so that a data condition may be detected as soon as practical, while cases in which needless queries are made due to slow responses are minimized.

In an attempt to address these issues, some protocols provide for the receiving data processing system to detect that it has missed a packet by detecting a missing sequence number (per the protocol) and output a request for the missed data packet be resent. Alternatively, a receiving data processing system may fail to acknowledge that it has received a data packet with a predetermined sequence number, assigned in compliance with the protocol. In both of these cases, a

10

RA9-97-020 PATENT

response timer is implemented. The response timer is active when data packets are outstanding without acknowledgement. Therefore, when this timer expires, the sending data processing system transmits a query frame to the receiving data processing to determine which data packets need to be resent. This query process is costly to execute since no data may be sent from the sending data processing system or the receiving data processing system while the query is outstanding. If the response timer were made to closely reflect the network response times, the query process would be more apt to be executed when needed. However, current implementations of communication networks fail to implement a timer which does closely approximate and reflect network response times within a communications network.

Therefore, a need exists for a communication network having data processing systems which closely track a response time of the network so that data packets may be transmitted and received at the most efficient rates.

10

15

SUMMARY OF THE INVENTION

The previously mentioned needs are fulfilled with the present invention. Accordingly, there is provided, in a first form, a method for operating a communication system. The method includes the steps of transmitting a first information frame and selectively receiving a first response in response to transmission of the first information frame. The method also includes the steps of measuring a first amount of time between transmission of the first information frame and receipt of the first response and selectively modifying a response time value in response to the first amount of time.

Additionally, there is provided, in a second form, a method for operating a communication system. The method includes the steps of transmitting a first frame of information and initiating operation of a timer with the first response time. The method also includes the step of determining when a first query response has been received and selectively incrementing the first response time when the first query response has been received.

Furthermore, there is provided, in a third form, a first data processing system for communicating with a second data processing system. A first data processing system includes an interface circuit for transmitting a first information frame and for selectively receiving a first response in response to transmission of the first information frame. The first data processing system also includes a timer for measuring a first amount of time between transmission of the first information

RA9-97-020 PATENT

frame and receipt of the first response. The timer is connected to the interface circuit. The first data processing system also includes a central processing unit connected to the timer which selectively modifies a response time value in response to the first amount of time.

5

The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

FIGURE 1 illustrates, in block diagram form, a communication network, in accordance with one embodiment of the present invention;

FIGURE 2 illustrates, in block diagram form, a data processing system in accordance with one embodiment of the present invention;

FIGURE 3 illustrates, in block diagram form, a portion of a central processing unit of the data processing system of FIGURE 2;

FIGURE 4-A illustrates, in flow diagram form, a set of steps which implement one embodiment of the present invention; and

FIGURE 4-B illustrates, in flow diagram form, a remaining portion of the methodology implemented by FIGURE 4-A.

10

5

10

15

20

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

The present invention provides a communication network which implements a timing system that closely approximates network response times so that information may be transmitted between two data processing systems within the network in a timely and efficient manner. During operation of the data processing systems of the present invention, a sending data processing system sends query data to a receiving data processing system. At that point, a response timer within the sending data processing system is initialized to track the query operation. If the receiving data processing system provides a response to the sending data processing system before the response timer expires, the timing implemented for data communications is proper for the communication network.

However, in the present invention, if the receiving data processing system fails to provide a response within a time specified by the response timer, the transmitting data processing system must resend a query frame. Subsequently, if the receiving data processing system provides a response after the second query frame is sent by the transmitting data processing system, two possibilities exist for explaining this slow response time. In a first explanation, it is assumed that the communication network lost the first query of the transmitting data processing system. In this situation, the network response time may be very good, but the communication network may have simply lost the first query frame. In a second

10

15

20

explanation, it is assumed that the network response time is slow and this lack of timeliness causes the response timer to expire.

The present invention addresses the second possibility by sending query frames using a current value stored within the response timer. After a query response is received, a query timer is initialized and started with a maximum response time and the response timer is stopped. Subsequently, if the query response returns within the maximum response time, this indicates that the response time set by the current implementation is too small and an adjustment should be made. This adjustment is made in timer resolution increments, up to the maximum response time. By selectively increasing the response time used to measure system communications, the present invention more closely tracks the functions of the communication network. Additionally, the transmitting data processing system is operating with an increased response time, as determined by the response timer.

By operating in this manner, the data processing system of the present invention is able to track a network response as the response degrades and becomes slower. In one embodiment to the present invention, a sending data processing system in a communication network gradually increases a response time of a response timer therein until the time measured by the response timer does not expire before a response by the receiving data processing system is received by the sending data processing system. The sending data processing system continues to operate with the increased response time until the increased response time has

10

15

expired. Furthermore, the system will continue to operate with an increased response time until a future response timer expiration (i.e. lost message) causes a query frame to be sent. If the timers response to the query frame is significantly lower (defined in invention as greater than two times the TIMER RESOLUTION) than the current value of the response timer, the response timer value will be adjusted. No problem exists if the response time is too large as long as frames are not being lost. Therefore, adjusting on the first lost frame after network conditions improve is an acceptable solution. Subsequently, the sending data processing system sends a query frame to determine if the receiving data processing system has provided a response more quickly. If the receiving data processing system provides a response before the response timer expires, this indicates that the response timer of the transmitting data processing system should be decreased for future transmissions.

Operation of the timer tracking mechanism of the present invention will subsequently be described in greater detail.

To describe operation of the present invention, some parameters of an environment in which it was implement will be described herein. First, it should be noted that numerous specific details are set forth in the following description. These numerous specific details are intended to provide a thorough understanding of the present invention. However, it will be obvious to those skilled in the data processing art that the present invention may be practiced without such specific details. In other instances, logic circuits and data processing functions are

10

20

15

illustrated in a block diagram form in order not to obscure the present invention in unnecessary detail. Additionally, for the most part, details concerning timing considerations and the like have been omitted inasmuch as such details are not necessary to obtain a complete understanding of the present invention and are within the skills of persons of ordinary skill in the relevant art. Furthermore, during the description of the implementation of the present invention, the terms "assert" and "negate" and various grammatical forms thereof, are used to avoid confusion when dealing with the mixture of "active high" and "active low" logic signals. "Assert" is used to refer to the rendering of a logic signal or registered bit into its active, or logically true state. "Negate" is used to refer to the rendering of a logic signal or register bit into its inactive, or logically false state.

Refer now to FIGURE 1 which illustrates a communication network 100 in accordance with one embodiment of the present invention. Communication network 100 comprises a network 102 and a plurality of data processors 104 through 110. Each of the plurality of data processors 104 through 110 is bidirectionally coupled to network 102 to communicate information with one another, as well as other data processing elements not illustrated herein. Operation of such a communication network is well known to those of skill in the relevant art and, therefore, will not be described in greater detail herein. It should be noted that a communication protocol which allows network 102 to communicate with each of data processors 104 through 110 may be implemented as a wireless or wireline communication network.

5

15

20

Furthermore, the present invention is applicable to many types of applications, including internet applications which utilize internet transfer protocols. Alternatively, network 102 may communicate with each of data processors 104 through 110 using a protocol referred to as an HDLC, High Level Data Link Control. Additionally, a particular protocol within the HDLC protocol includes a CDPD (Cellular Digital Pocket Data) wireless network protocol. This wireless protocol is referred to as MDLP, Mobile Data Link Protocol. MDLP is also based on HDLC. In the alternative, it should be noted that any communication protocol may be implemented on the present invention.

FIGURE 2 illustrates data processing system 108 in greater detail.

Referring first to FIG. 2, an example is shown of a data processing system 108 which may be used for the invention. The system has a central processing unit (CPU) 210, such as a PowerPC microprocessor ("PowerPC" is a trademark of IBM Corporation) according to "The PowerPC Architecture: A Specification for a New Family of RISC Processors", 2d edition, 1994, Cathy May, et al. Ed., which is hereby incorporated herein by reference. A more specific implementation of a PowerPC microprocessor is described in the "PowerPC 604 RISC Microprocessor Users Manual", 1994, IBM Corporation, which is hereby incorporated herein by reference. The history buffer (not shown) of the present invention is included in CPU 210. The CPU 210 is coupled to various other components by system bus 212. Read only memory ("ROM") 216 is coupled to the system bus 212 and includes a basic input/output system ("BIOS") that controls certain basic functions

10

20

15

of the data processing system 108. Random access memory ("RAM") 214, I/O adapter 218, and communications adapter 234 are also coupled to the system bus 212. I/O adapter 218 may be a small computer system interface ("SCSI") adapter that communicates with a disk storage device 220. Communications adapter 234 interconnects bus 212 with an outside network enabling the data processing system to communication with other such systems. Input/Output devices are also connected to system bus 212 via user interface adapter 222 and display adapter 236. Keyboard 224, track ball 232, mouse 226 and speaker 228 are all interconnected to bus 212 via user interface adapter 222. Display monitor 238 is connected to system bus 212 by display adapter 236. In this manner, a user is capable of inputting to the system throughout the keyboard 224, trackball 232 or mouse 226 and receiving output from the system via speaker 228 and display 238. Additionally, an operating system such as AIX ("AIX" is a trademark of the IBM Corporation) is used to coordinate the functions of the various components shown in FIG. 2.

Preferred implementations of the invention include implementations as a computer system programmed to execute the method or methods described herein, and as a computer program product. According to the computer system implementation, sets of instructions for executing the method or methods are resident in the random access memory 214 of one or more computer systems configured generally as described above. Until required by the computer system, the set of instructions may be stored as a computer program product in another

10

15

20

RA9-97-020 PATENT

computer memory, for example, in disk drive 220 (which may include a removable memory such as an optical disk or floppy disk for eventual use in the disk drive 220). Further, the computer program product can also be stored at another computer and transmitted when desired to the user's work station by a network or by an external network such as the Internet. One skilled in the art would appreciate that the physical storage of the sets of instructions physically changes the medium upon which it is stored so that the medium carries computer readable information. The change may be electrical, magnetic, chemical or some other physical change. While it is convenient to describe the invention in terms of instructions, symbols, characters, or the like, the reader should remember that all of these and similar terms should be associated with the appropriate physical elements.

Note that the invention describes terms such as comparing, validating, selecting or other terms that could be associated with a human operator. However, for at least a number of the operations described herein which form part of the present invention, no action by a human operator is desirable. The operations described are, in large part, machine operations processing electrical signals to generate other electrical signals.

FIGURE 3 illustrates a portion of CPU 210 in accordance with one embodiment of the present invention. The portion of CPU 210 illustrated in FIGURE 3 generally comprises a central processing unit (CPU) 312, oscillator 324, a power circuit 326, a timing circuit 328, an external bus interface 330, and an

10

internal memory 332. CPU 312 generally comprises an execution unit 312, a bus control logic circuit 312, and instruction decode logic circuit 312, a control unit 320, and a sequencer 322.

During operation of the portion of CPU 210 illustrated in FIGURE 3, an "OSC 1" signal is provided to oscillator 324 via an external source, such as a crystal. The crystal is connected between the OSC 1 and OSC 2 signals to enable the crystal to oscillate. The OSC 1 signal provides a "clock signal" signal to a remaining portion of CPU 210. Operation of the crystal oscillators is well known in the data processing art and should be apparent to one with ordinary skill in that art.

Similarly, power circuit 326 receives both a "VDD" and a "VSS" signal from an external power source. The VDD signal provides a positive voltage and the VSS signal provides a reference, or ground, voltage. The VDD and VSS signals are provided to each of the remaining components of the portion of CPU 210 illustrated in FIGURE 3. The routing of these signals is well known in the data processing art, and, therefore, should be well-known to one with ordinary skill in the art.

Timing circuit 328 receives a Clock signal and subsequently provides appropriate timing signals in response to the methodology implemented by the present invention to each of CPU 312, external bus center face 330, and internal memory 332 via a Timing Control bus 338.

10

20

15

Furthermore, during operation, plurality of address values are provided from external bus interface 330 via an External Address bus 335. Similarly, a plurality of data values are communicated to external bus interface bus 330 via an External Data bus 333. External bus interface 330 functions to communicate address and data values between an external user and data processing system 310. A plurality of address and data values are communicated between external bus interface 330 and a remaining portion of CPU 210 via an Internal Address bus 336 and an Internal Data bus 334, respectively. Internal memory 332 functions to store information values necessary for the proper operation of data processing system 10. Additionally, other data values may be stored therein as specified in a user program.

CPU 312 executes each of the instructions required during operation of the portion of CPU 210. Internal Address bus 336 and Internal Data bus 334 communicate information between execution unit 314 and a remaining portion of CPU 210. Bus control logic circuit 316 fetches instructions and operands. Each of the instructions is then decoded by instruction decode logic circuit 318 and provided to control unit 320 and sequencer 322. Control unit 320 and sequencer 322 maintain a sequence of execution of each of the instructions to most sufficiently utilize the computing capabilities of data processing system 108. Additionally, control unit 320 includes a micro-ROM memory (not shown), which provides a plurality of control information to each of execution unit 312, bus

10

15

RA9-97-020 PATENT

control logic 316, and instruction decode logic 318 via a micro-ROM control bus 65.

During operation, data processing system 108, under the control of CPU 210, executes a methodology illustrated in FIGURES 4-A and 4-B. In a step 402 of FIGURE 4-A, CPU 210 is initialized for operation. In a first step 402, CPU 210 sets a transmit sequence (tx_seq) value to zero and sends a response time (rsp_time) equal to a default value. It should be noted that the "tx_seq" value and the "rsp_time" value may be stored in registers within execution unit 314 of CPU 312 or within a register space of internal memory 332. Next, execution unit 314 determines whether a frame of information should be transmitted from CPU 210 via external bus interface 330 in response to an application or protocol being executed. If a frame of information is available for transmission, CPU 312 provides the appropriate data values to be transmitted via communications adapter 234 in a step 406. Additionally, in step 406, the "tx_seq" value is incremented by execution unit 314.

Subsequently, execution unit 314 provides control signals to timing circuit 328 via timing control bus 338 to determine whether a response timer is idle. Note that in FIGURES 4-A and 4-B, the response timer is implemented by timing circuit 328 and is referred to with the label "rsp_timer." If the response timer is not idle, a program flow returns to step 412. However, if the response timer is idle, CPU 312 provides the appropriate control signals to enable the response timer with a response time (rsp_time) value in a step 410. During a first

10

1977(A

20

15

pass through the program flow implemented by FIGURES 4-A and 4-B, the response time (rsp_time) value is set to a default value. As previously mentioned, the default (DEFAULT) value corresponds to a predicted amount of time required to receive a response from another data processing system within a network.

In step 412, execution unit 314 provides control signals which determine whether an acknowledge signal has been received from the receiving data processing system. If an acknowledge has been received, step 414 is executed to determine whether a receive sequence number corresponds to a transmit sequence number. If the receive sequence number does correspond to the transmit sequence number, a step 416 is executed and the response timer is idled within timing circuit 328. However, if the received sequence number is not the same as the transmit sequence number, the response timer within timing circuit 328 is re-initialized with the response time (rsp_time) value in step 418.

Next, CPU 312 determines whether a response time value has expired in a step 420. It should be noted that the response timer value has expired when the response time equals the default value in a first pass of the methodology of the present invention. If the response timer value has expired, a program flow of the present invention goes to step 450 of FIGURE 4-B. FIGURE 4-B will subsequently be described in greater detail. However, if the response timer value has not expired, step 422 is executed to determine whether a query response (query_rsp) has been received. It should be noted that a query response is a response to the query frame sent and provides a predetermined or a specially

10

15

RA9-97-020 PATENT

defined value. In contrast, an acknowledge is a signal transferred to indicate that data has been transmitted correctly. If the query response is received from the receiving data processing system and the query timer is still active, the response time is incremented by a TIMER RESOLUTION value up to a maximum response time (MAX_RSP_TIME) in a step 426. A program flow subsequently returns to step 404.

When the response timer expires in step 420, a program flow goes to step 450. In step 450, a query count (query_cnt) value is set to a one value. Subsequently, a query frame is sent and the response timer is started with the response time value in a step 452. Step 454 determines whether a query response was received from the receiving data processing system. If the query response was received, a query count value (query_cnt) is then tested in a step 456. If the query count value is greater than one, then the query timer is initialized with the maximum response time (MAX_"rsp_time") in a step 458. It should be noted that the query timer of the present invention is implemented by timing circuit 328 of FIGURE 3. Subsequently, the response timer is idled in a step 472.

However, if the response timer residual value is greater than two times the timer resolution, then the response time is set to a value equal to the response timer elapsed time plus the timer resolution (TIMER_RESOLUTION) value in a step 462. Subsequently, the response timer is idled in step 472. Additionally, if the response timer residual value is not greater than two times the timer resolution, the response timer is idled in step 472.

Should no query response be received in step 454, step 464 determines whether the response timer has expired. If the response timer has expired, the query count value is tested in a step 466. If the query count value is greater than the maximum number of queries (MAX_QUERYS), then this indicates that a communication connection failure occurred and the information is provided to software controlling operation of data processing system 108 in a step 468. However, if the query count value is greater than the maximum number of queries, the query count value is incremented in a step 470. A program flow of the present invention subsequently returns to step 452.

While there have been described herein the principles of the invention, it is to be clearly understood to those skilled in the art that this description is made by way of example only and not as a limitation to the scope of the present invention. Accordingly, it is intended, by the appended claims, to cover all modifications of the invention that fall within the true spirit and scope of the invention.

15

10

WHAT IS CLAIMED IS:

value.

1	1.	A method for operating a communication system, comprising the steps of:
2		transmitting a first information frame;
3		selectively receiving a first response in response to transmission of the first
4		information frame;
5		measuring a first amount of time between transmission of the first
6		information frame and receipt of the first response; and
7		selectively modifying a response time value in response to the first amount
8		of time.
1	2.	The method of claim 1, wherein a step of modifying, further comprises the
2		step of:
3		incrementing an initial response time value by a timer resolution value, to
4		form the response time value.
1	3.	The method of claim 2 wherein the initial response time value is
2		incremented up to a maximum response time value.
1	4.	The method of claim 2 wherein the initial response time value is a default

RA9-97-020 PATENT

5.	The method of claim 1 wherein the response time approximates an amount
	of time the communication system requires to transfer the first information
	frame between a first data processing system and a second data processing
	system.

6. The method of claim 1 wherein the response time value is dynamically modifiable in response to the first amount of time.

2

1

2

5

7

8

1	7.	A method for operating a communication system, comprising the steps of:
2		transmitting a first frame of information;
3		initiating operation of a timer with a first response time;
4		determining when a first query response has been received; and
5		selectively incrementing the first response time when the first query
5		response has been received.

- 8. The method of claim 7 wherein the first response time is incremented by a timer resolution value.
- 9. The method of claim 7, further comprising the steps of:
 setting a transmit sequence value when the first frame of information is
 transmitted;
 initiating operation of a response timer when the first information frame is
 transmitted;
 - comparing the transmit sequence value and a receive sequence value when the first response is received; and
 - idling operation of the response timer when the transmit sequence value corresponds to the receive sequence value.

RA9-97-020 PATENT

1	10.	The method of claim 9, further comprising the steps of:
2		restarting operation of the response timer when the transmit sequence value
3		differs from the receive sequence value.
1	11.	The method of claim 7, further comprising the steps of:
2		transmitting a second information frame;
3		selectively receiving a second response in response to transmission of the
4		second information frame;
5		measuring a second amount of time between transmission of the second
6		information frame and receipt of the second response; and
7		selectively initializing a query timer with a maximum response time value.
1	12.	The method of claim 11, further comprising the step of:
2		selectively modifying the response time value to correspond to a residual
3		time value remaining in a response timer after the second amount of
4		time has passed.
1	13.	The method of claim 12 wherein the response time value is selectively
2		modified to equal the residual time value plus a timer resolution value.
1	14.	The method of claim 7 wherein the first response time is a default value.

RA9-97-020 PATENT

15.	The method of claim 14 wherein the default value corresponds to a
	maximum amount of time the communication system requires to transfer
	the first frame of information between a first data processing system and a
	second data processing system.

16. The method of claim 7 wherein the first response time is incremented up to a maximum response time value.

RA9-97-020 PATENT

I	17.	A first data processing system for communicating with a second data
2		processing system, comprising:
3		interface means for transmitting a first information frame and for
4		selectively receiving a first response in response to transmission of
5		the first information frame;
6		a timer for measuring a first amount of time between transmission of the
7		first information frame and receipt of the first response, the timer
8		being coupled to the interface means; and
9		a central processing unit coupled to the timer for selectively modifying a
0		response time value in response to the first amount of time.
1	18.	The first data processing system of claim 17 wherein the central processing
2		unit dynamically modifies the response time value in response to the first
3		amount of time.
1	19.	The first data processing system of claim 17, further comprising:
2		means for incrementing the response timer value by a preselected time
3		period in response to the first amount of time.

RA9-97-020 PATENT

A COMMUNICATION NETWORK HAVING ADJUSTABLE RESPONSE TIMEOUTS AND METHOD THEREFORE

ABSTRACT OF THE DISCLOSURE

A communication network implements a timing system that closely approximates network response times so that information may be transmitted between two data processing systems within the network in a timely and efficient manner. During operation of the communication network, a sending data processing system sends query data to a receiving data processing system. A response timer within the sending data processing system is initialized to track the query operation. If the receiving data processing system provides a response to the sending data processing system before the response timer expires, the timing implemented for data communications is proper for the communication network. However, if the receiving data processing system fails to provide a response within a time specified by the response timer, the transmitting data processing system resends a query frame. Subsequently, the sending data processing system in the communication network gradually increases a response time until the time measured by the response timer does not expire before a response is received by the sending data processing system.

25




FIGURE 1




FIG. 4-A




FIG. 4-B

Declaration and Power of Attorney for Patent Application

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

A Communication Network Having Adjustable Response Timeouts and Method Therefore

the specification of which (check one)

 is attached hereto.
was filed on as Application Serial No.
and was amended on

I hereby state that I have reviewed and understand the contents of the aboveidentified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s): Number Country

Day/Month/Year

Priority Claimed

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Prior U.S. Applications:

Serial No.

Filing Date

Status

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Thomas F. Galvin, Reg. No. 25,394; Joscelyn G. Cockburn, Reg. No. 27,069; Gerald R. Woods, Reg. No. 24,144; John J. Timar, Reg. No. 32,497; Steven B. Phillips, Reg. No. 37,911; John D. Flynn, Reg. No. 35,137.

Send all correspondence to: John D. Flynn, 972/B656, IBM Corp., PO Box 12195, Res. Tri. Park, NC 27709

(1)	Inventor:	Anthony Dean Walker	
	Signature:	Anothy Den Walla 6/27/9.	7
	Residence:	5704 Shealtiel Way Rougemont, NC 27572	
	Citizenship:	USA	
	Post Office Address:	Same	
(2)	Inventor:		
	Signature:	Date	
	Residence:		
	Citizenship:		
	Post Office Address:		
(3)	Inventor:		
	Signature:	Date	
	Residence:		
	Citizenship:		-
	Post Office Address:		